Works best with JavaScript enabled!Works best in modern browsers!powered by h5ai
NameLast modifiedSize
folder-parentParent Directory
fileAdder 1 2018-for-pdf.pdf2025-03-01 17:58670 KB
fileAdder 1 2018-riktig.pptx2025-03-01 17:581253 KB
fileadder interactive 2 2018.pdf2025-03-01 17:58627 KB
fileadder-wrap-up-sklansky-delay-optimization 2018.pdf2025-03-01 17:581687 KB
fileAdder_template_student_2018-exercise2.xlsx2025-03-01 17:58189 KB
fileCMOS VTC-2018-2.xlsx2025-03-01 17:5873 KB
fileLecture 1-Designing CMOS gates-2018.pdf2025-03-01 17:582004 KB
fileLecture 10 recap wires + intro adder.pdf2025-03-01 17:581218 KB
fileLecture 11 on sequential circuits 2018.pdf2025-03-01 17:583635 KB
fileLecture 11 power dissipation2018 Tuesday-pdf.pdf2025-03-01 17:58862 KB
fileLecture 11b Metastability 2018.pdf2025-03-01 17:581454 KB
fileLecture 15 - WHAT-IFS-OPTIMIZATIONS.pdf2025-03-01 17:58651 KB
fileLecture 15 - WHAT-IFS-OPTIMIZATIONS.pptx2025-03-01 17:58530 KB
fileLecture 16 - course summary 2018.pdf2025-03-01 17:581143 KB
fileLecture 16 - course summary 2018.pptx2025-03-01 17:582988 KB
fileLecture 2-MOSFET-2018.pdf2025-03-01 17:581352 KB
fileLecture 2-MOSFET-2018.pptx2025-03-01 17:581351 KB
fileLecture 3-The CMOS Inverter 2018 2.pdf2025-03-01 17:581159 KB
fileLecture 3-The CMOS Inverter 2018 2.pptx2025-03-01 17:58953 KB
fileLecture 4 more-material-path-delay-2018.pdf2025-03-01 17:58404 KB
fileLecture 4 The CMOS Inverter dynamics 2018.pdf2025-03-01 17:581576 KB
fileLecture 4 The CMOS Inverter dynamics 2018.pptx2025-03-01 17:581475 KB
fileLecture 5 CMOS Logic gates delay model revised.pdf2025-03-01 17:581989 KB
fileLecture 5 CMOS Logic gates delay model revised.pptx2025-03-01 17:583134 KB
fileLecture 6 Path delay optimization revised.pdf2025-03-01 17:581650 KB
fileLecture 6 Path delay optimization revised.pptx2025-03-01 17:581853 KB
fileLecture 7b layout 2018 revised.pdf2025-03-01 17:581138 KB
fileLecture 7b layout 2018 revised.pptx2025-03-01 17:58880 KB
fileLecture 7b layout 2018.pdf2025-03-01 17:58798 KB
fileLecture 7b layout 2018.pptx2025-03-01 17:58731 KB
fileLecture 8 Geometrical design rules 2018.pdf2025-03-01 17:584182 KB
fileLecture 8 Geometrical design rules 2018.pptx2025-03-01 17:582487 KB
fileLecture 9a+9b Wires all steps 2018.pdf2025-03-01 17:583486 KB
fileLecture 9b repeater insertion-2018.pdf2025-03-01 17:58416 KB
fileLecture 9c Elmore clock tree derivation all steps 2018.pdf2025-03-01 17:581039 KB
fileLecture 9c Elmore delay 2018.pdf2025-03-01 17:58640 KB
fileMCC092 Course intro Sept 4 2018.pdf2025-03-01 17:581287 KB
fileMetastability-and-Synchronizers.IEEEDToct2011.pdf2025-03-01 17:58660 KB
filePostlab 1 2018-09-18.pdf2025-03-01 17:582906 KB
filePostlab 3 prelab 4 2018.pdf2025-03-01 17:582681 KB
filePostlab 4 etcetera.pdf2025-03-01 17:581845 KB
fileWires 9a Introduction to interconnect.pdf2025-03-01 17:58621 KB