


CHALMERS
UNIVERSITY OF TECHNOLOGY




FPGA-based QPU interface unit for fast qubit control and readout

Christian Križan

Research engineer, QTL


krizan@chalmers.se




What is it for?

What is it for?


- Qubit control
- Qubit readout
- Signal processing (to some extent)







You'll run it on one of these






The very big picture







Dataflow diagram







Ethernet communications module








Central stream controller








Upconversion lane














Downconversion lane









Important notes on frequency conversion

- The sinusoid generator sub-block can easily become your greatest adversary if not taken seriously.
- Troves of academic matter exist on how to produce the perfect sine wave.
- Same goes for IQ mixing, you should get to know the equations (not very hard).



Quick notes on testing

- Loopback is king
- Generating test waveforms can be done on the fly
- Even though 'broken' qubits can be faked using C-LC filters, your focus should lie on digital development techniques, actual DAC/ADC-work is best performed on the final FPGA platform.



Documentation to get you started

- Project introduction
- Module map
- Module map specification document
- Hints on testing
- Dataflow diagram
- ... likely more content



People




Mats Tholén
Ph.D. student, WACQT
Intermodulation Products AB

Handles specification to product owner



Christian Križan
Research engineer, QTL, MC2
krizan@chalmers.se

Product owner





CHALMERS
UNIVERSITY OF TECHNOLOGY