
tds_vtc_ss
tds_vtc_ck
clock
palm_data[31:0]
resetn
sys_clock
clk_wiz_0
Clocking Wizard
clk_in1
clk_out1
locked
util_vector_logic_0
Utility Vector Logic
Res[0:0]
clk_div_0
clk_in
clk_out
clk_div_v1_0
blkmemsp_0
blkmemsp_v1_0
data_out
data_out[7:0]
data_loaded
proc_data_read
adc_complete_0
M_AXIS_DATA
m_axis_data_tdata[23:0]
m_axis_data_tready
m_axis_data_tvalid
event_data_complete
event_data_missed
event_tlast_unexpected
S_AXIS_DATA
fft_complete_0
FFT Complete
m_axis_data_tdata[31:0]
s_axis_data_tready
s_axis_data_tvalid
event_frame_started
event_tlast_missing
fft_complete_1
tds_gatecalculator_0
tds_gatecalculator_v1_0
tds_gatecalculator
tds_gatecalculator_v1_0_S00_AXI
tds_gatecalculator_v1_0_S00_AXI_inst
tds_ss
tds_ck
tds_sdcard_full
tds_sdcard_empty
tds_sdcard_data[31:0]
palm_clk[31:0]
fifo_generator_0
FIFO Generator
rst
wr_en
rd_en
din[31:0]
full
empty
dout[31:0]
wr_clk
rd_clk
fifo_write_0
fifo_write_v1_0
fifo_write_v1_0_S00_AXI
fifo_write_v1_0_S00_AXI_inst
dsmux16_sync_0
dsmux16_sync_v1_0
sel
input_data[15:0]
output_data[15:0]
output_data[15:0]
output_data[15:0]
output_data[15:0]
Res[15:0]
c_addsub_0
Adder/Subtractor
A[15:0]
B[15:0]
CLK
S[15:0]
c_addsub_1
c_addsub_2
c_addsub_3
util_vector_logic_1
util_dlx_buf_0
IBUF
Buffer
In[0:0]
Out[0:0]