


MCC092 Lab I review

Lena Peterson
2017-09-14

Why did the FO4VDD current look so strange?






mouse L:


M:

R:

12(25) Trace: /V0/PLUS; Context: /chalmers/users/lenap/test2016/simulation/invFO4-tb/spectre/schematic/psf; Dataset: tran-tran




lab1 invFO4-tb schematic



What are process corners?

Variations are due to fabrication process






lab1 invFO4-tb schematic X

ient Response

Wed Sep 14 21:56:32 2016 1



L:

M:


R:

Trace: /out; Context: /chalmers/users/lenap/test2016/simulation/invFO4-tb/spectre/schematic/psf; Dataset: tran-tran

X Virtuoso (R) Visualization & Analysis XL

File Edit View Graph Axis Trace Marker Measurements Tools Window Browser Help


cadence



lab1 invFO4-tb schematic

Transient Response

Wed Sep 14 21:56:32 2016 1



mouse L:

M:

R:


Does it compute?

$L=60$ nm, $W=1$ μ m	SS corner	TT corner	FF corner	
$I_{DSAT,N}$	500	600	800	μ A/ μ m
$I_{DSAT,P}$	250	300	400	μ A/ μ m

How much slower is SS? -20 %


How much faster is FF? + 33%

If we assume the capacitances remain the same.



lab1 invFO4-tb schematic


Wed Sep 14 21:56:32 2016 1



mouse L:

M:

R:




mouse L:

M:


R:


Rise/fall time and delay



Analysis types


- Transient analysis
 - In time, nonlinear and with capacitances
- DC analysis
 - No time, no capacitances (but still nonlinear)
 - Changes wrt some parameter, for example a source voltage






lab1 inv-tb schematic


Wed Sep 14 21:29:32 2016 1



Ideal I_{ds} curves



(a)



(b)

Realistic I_{ds} curves




FIGURE 2.14 Simulated and ideal I-V characteristics