


# MCC092 Lab I review

Lena Peterson  
2017-09-14

# Why did the FO4 VDD current look so strange?





lab1 invFO4-tb schematic

Wed Sep 14 21:56:32 2016 1

# Transient Response

Name	Vis
/in	<input checked="" type="checkbox"/>
/out	<input checked="" type="checkbox"/>
/V0/PLUS	<input checked="" type="checkbox"/>






lab1 invFO4-tb schematic

## Transient Response


Wed Sep 14 21:56:32 2016 1

Name	Vis
/in	<input checked="" type="checkbox"/>
/out	<input checked="" type="checkbox"/>
/V0/PLUS	<input checked="" type="checkbox"/>



# What are process corners?


Variations are due to fabrication process



lab1 invFO4-tb schematic

ient Response

Wed Sep 14 21:56:32 2016 1



e L: M: R:

Trace: /out; Context: /chalmers/users/lenap/test2016/simulation/invFO4-tb/spectre/schematic/psf; Dataset: tran-tran




lab1 invFO4-tb schematic

# Transient Response

Name Vis

- /in
- /out
- /V0/PLUS
- /in
- /out
- /V0/PLUS
- /in
- /out
- /V0/PLUS



# Does it compute?


$L=60\text{ nm},$ $W=1\text{ }\mu\text{m}$	SS corner	TT corner	FF corner	
$I_{DSAT,N}$	500	600	800	$\mu\text{A}/\mu\text{m}$
$I_{DSAT,P}$	250	300	400	$\mu\text{A}/\mu\text{m}$

How much slower is SS? -20 %

How much faster is FF? + 33%

If we assume the capacitances remain the same.






lab1 invFO4-tb schematic

## Transient Response

Wed Sep 14 21:56:32 2016 1

Name Vis

- /in
- /out
- /V0/PLUS
- /in
- /out
- /V0/PLUS
- /in
- /out
- /V0/PLUS



mouse L:


M:

R:

lab1 invFO4-tb schematic

# Transient Response

Name	Vis
/in	<input type="checkbox"/>
/out	<input type="checkbox"/>
/V0/PLUS	<input checked="" type="checkbox"/>
/in	<input type="checkbox"/>
/out	<input type="checkbox"/>
/V0/PLUS	<input checked="" type="checkbox"/>
/in	<input type="checkbox"/>
/out	<input type="checkbox"/>
/V0/PLUS	<input checked="" type="checkbox"/>




mouse L:

M:


R:

# Rise/fall time and delay




# Analysis types


- Transient analysis
  - In time, nonlinear and with capacitances
- DC analysis
  - No time, no capacitances (but still nonlinear)
  - Changes wrt some parameter, for example a source voltage




lab1 inv-tb schematic








# Ideal $I_{ds}$ curves



(a)



(b)

# Realistic $I_{ds}$ curves




FIGURE 2.14 Simulated and ideal I-V characteristics