

# Path delay optimization


Extending inverter delay to other  
types of gates

# Review from lecture 4:

## Tapered buffer

Reference inverter . . .

and two inserted buffer inverters




# Review from lecture 4:

## Tapered CMOS inverter stages

- $H = C_L/C_{IN}$ : path electrical effort
- Equal stage electrical effort,  $h$ , gives shortest delay
  - $h_{opt}^N = H$ , where  $N$  is number of stages
  - That is  $h_{opt} = \sqrt[N]{H}$
- Normalized path delay for path is called  $D$ :
- $D = N \times h_{opt} + P$ ,  $P$  is sum of all parasitic delay:
- **$D = N \times h_{opt} + N \times p_{inv}$**

# Review from lecture 4: CMOS inverter stages with branching



# Path delay with branching

- Equal **stage electrical effort** gives shortest delay
- **Path effort**:  $F = H \times B$ 
  - B: path branching effort
  - $B = b_1 \times b_2 \times b_3 \times \dots \times b_{N-1}$  (assuming N stages)
  - $b = (c_{\text{onpath}} + c_{\text{offpath}}) / c_{\text{onpath}}$
- Determine  $h_{\text{opt}} = f_{\text{opt}} = \sqrt[N]{F}$
- Normalized path D:
- $D = N \times h_{\text{opt}} + P$  where P is sum of parasitic delay
- **$D = N \times h_{\text{opt}} + N \times p_{\text{inv}}$**

# Path delay – when (some) gates are not inverters

- Equal **stage effort** still gives shortest delay
  - Now includes also logical effort:  $g$
- **Path effort**:  $F = G \times H \times B$ 
  - $G$ : path logical effort
  - $G = g_1 \times g_2 \times g_3 \times \dots \times g_N$  (assuming  $N$  stages)
  - $B$  as defined before
- Determine  $f_{\text{opt}}$  as  $\sqrt[N]{F}$ .
- Normalized path delay  $D$
- **$D = N \times f_{\text{opt}} + P$**  where  $P$  is sum of parasitic delay

# Approach for delay optimization= path sizing

- Given:  $N$  stages,  $g$  and  $p$  for all gates
- Calculate path effort  $F$  from  $F = G \times H \times B$
- Calculate stage effort  $f_{opt}$  as  $\sqrt[N]{F}$
- (Calculate path delay  $D = N \times f_{opt} + P$ )
- Find gate sizes  $X_2$  to  $X_N$  starting from start or end of path.
  - Note that  $X_1$  (input capacitance of first stage) does not change!
- Check also that  $f_1 / f_N$  (for the remaining stage) is also  $f_{opt}$  so you did not make a mistake!