

The CMOS Inverter

Lecture 3

Static properties

(VTC and noise margins)

Where are we?






FIGURE 1.70 Design and verification sequence

2017-09-05




Designing w switches

Hands-on lab session



MCC092 IC Design - Lecture 3: The Inverter



Where are we?







FIGURE 1.70 Design and verification sequence



Designing w switches

Hands-on lab session



Where are we?







FIGURE 1.70 Design and verification sequence



Hands-on lab session



Where are we?







FIGURE 1.70 Design and verification sequence




Designing w switches


Hands-on lab session




MOSFET I/V Characteristics



MOSFET I/V Characteristics



MOSFET I/V Characteristics



V_{IN}/V_{OUT} voltage plane




FIGURE 2.25
A CMOS inverter

V_{IN}/V_{OUT} voltage plane







FIGURE 2.25
A CMOS inverter




Voltage Transfer Characteristic - VTC




Voltage Transfer Characteristic - VTC




Voltage Transfer Characteristic - VTC




Voltage Transfer Characteristic - VTC



Voltage Transfer Characteristic - VTC



Voltage Transfer Characteristic - VTC



The voltage characteristic (VTC)

For $x=k_N/k_P=1$ we have

$$V_{sw} = V_{TN} + \frac{\Delta V}{1 + \sqrt{x}} = V_{TN} + \frac{\Delta V}{2}$$

What if we make n-channel MOSFET wider, i.e. for $x>1$?

What happens to VTC?


Will switching voltage V_{sw} increase or decrease?

Assume $x=4$ and we have

$$V_{sw} = V_{TN} + \frac{1}{3}\Delta V < V_{TN} + \frac{\Delta V}{2}$$



Assume $x=1/4$ and we have

$$V_{sw} = V_{TN} + \frac{2}{3}\Delta V > V_{TN} + \frac{\Delta V}{2}$$



The voltage characteristic (VTC)

Which VTC is NAND and which VTC is NOR?



The voltage characteristic (VTC)

How about current flow?

No current flow in red regions!

"short-circuit" current I_{SC} flows in blue/green regions





FIGURE 2.25
A CMOS inverter




Noise Margins- NML



Output Characteristics

Input Characteristics




Noise Margins- NML





Output Characteristics

Input Characteristics



Butterfly Diagram



Noise Margins – skewed inverters




FIGURE 2.28 Transfer characteristics of skewed inverters

Noise Margins – an example


Let's define valid regions from points where slope $A_V = -1$!

These points yields numbers for

$(V_{OH,min}, V_{IL,max})$ and

$(V_{OL,max}, V_{IH,min})$

so that NMH and NML can be calculated!



Noise Margins – an example

Let's define valid regions from points where slope $A_V = -1$!

These points yields numbers for

$(V_{OH,min}, V_{IL,max})$ and

$(V_{OL,max}, V_{IH,min})$

so that NMH and NML can be calculated!

For $x=1$, $V_{TN}=0.28\text{ V}$ and $V_{TP}=-0.28\text{ V}$
we have $V_{SW}=0.28+0.64/2=0.60\text{ V}$
and $\Delta V=0.64\text{ V}$


Formulas can be derived (for $x=1$):

$$V_{OH,min} = V_{DD} - \Delta V/8 = 1.12\text{ V}$$

$$V_{OL,max} = \Delta V/8 = 80\text{ mV}$$

$$V_{IL,max} = V_{SW} - \Delta V/8 = 0.52\text{ V}$$


$$V_{IH,min} = V_{SW} + \Delta V/8 = 0.68\text{ V}$$



Summary

- CMOS inverter – schematic
- Voltage transfer characteristics (VTC)
- How to calculate switching voltage V_{SW}
- Understand V_{SW} dependence on k_N/k_P
- Understand switching current (I_{SC}) flow
- Noise margins NMH and NML
- Butterfly diagram
- Match current curves

Why not n-switches in pull-up networks?



Why not p-switches in pull-down networks?

