

# Bibliography

- [1] —, “MOS sampled data recursive filters using switched capacitor integrators,” *IEEE J. Solid-State Circuits*, vol. SC-12, pp. 600-608, Dec. 1977.
- [2] B. K. Ahuja, “An Improved Frequency Compensation Technique for CMOS Operational Amplifiers,” *IEEE J. Solid-State Circuits*, vol. SC-18, no. 6, pp. 629-33, December 1983.
- [3] D. J. Allstot, “A Precision Variable Supply CMOS Comparator,” *IEEE J. Solid-State Circuits*, vol. SC-10, pp. 412-416, Dec. 1975.
- [4] A. Baschiroto, R. Castello, “A 1-V 1.8-MHz CMOS switched-opamp SC filter with rail-to-rail output swing,” *IEEE J. Solid-State Circuits*, vol. 32, no. 12, Dec. 1997, pp. 1979-86.
- [5] B. E. Boser, B. A. Wooley, “The Design of Sigma-Delta Modulation Analog-to-Digital Converters,” *IEEE J. Solid-State Circuits*, vol. SC-23, pp. 1298-1308, Dec. 1988.
- [6] J. R. Brews, et al., “Generalized Guide to MOSFET Miniaturization,” *IEEE Electron Dev. Letts.*, EDL-1, p. 2, January 1980.
- [7] T. L. Brooks, D.H. Robertson, D. F. Kelly, A. Del Muro, “A 16b Sigma Delta pipeline ADC with 2.5 MHz output data-rate,” *1997 IEEE International Solid-State Circuits Conference. Digest of Technical Papers*, pp. 208-9, San Francisco, 1997.
- [8] J. C. Candy, G. C. Temes, *Oversampling Delta-Sigma Data Converters*, IEEE Press, New York, 1992.
- [9] R. Castello, P. R. Gray, “A High-Performance Micropower Switched-Capacitor Filter,” *IEEE J. Solid-State Circuits*, vol. SC-20, no. 6, pp. 1122-1132, Dec. 1985.
- [10] R. Castello, F. Montecchi, F. Rezzi, A. Baschiroto, “Low-Voltage Analog Filters,” *IEEE Transactions on Circuits and Systems—I: Fundamental Theory and Applications*, vol. 42, no. 11, pp. 827-40, Nov. 1995.
- [11] J. T. Caves, M. A. Copeland, C. F. Rahim, S. D. Rosenbaum, “Sampled analog filtering using switched capacitors as resistor equivalents,” *IEEE J. Solid-State Circuits*, vol. SC-12, pp. 592-599, Dec. 1977.

- [12] T. Y. Chan, P. K. Ko, C. Hu, "Dependence of channel electric field on device scaling," *IEEE Electron Dev. Lett.*, EDL-6, p. 551, October 1985.
- [13] A. P. Chandrakasan, "Low Power Digital CMOS Design," PhD Thesis, University of California, Berkeley, 1994. Available as ERL M94/65.
- [14] I. C. Chen, S. Holland, C. Hu, "Electrical breakdown of thin gate and tunneling oxides," *IEEE Trans. Electron Dev.*, p. 413, Feb. 1985.
- [15] T. Cho, *Low-power Low-voltage Analog-to-digital Conversion Techniques Using Pipelined Architectures*, PhD Thesis, University of California, Berkeley, 1995. Available as UCB/ERL M95/23.  
tt <http://kabuki.eecs.berkeley.edu/~tcho/Thesis1.pdf>
- [16] D. Cline, *Noise, Speed, and Power Trade-offs in Pipelined Analog to Digital Converters*, PhD Thesis, University of California, Berkeley, 1995. Available as UCB/ERL M95/94.
- [17] J. Crols, M. Steyaert, "Switched-opamp: an approach to realize full CMOS switched-capacitor circuits at very low power supply voltages," *IEEE J. Solid-State Circuits*, vol. 29, no. 8, Aug. 1994, pp. 936-42.
- [18] B. Davari, R. Dennard, G. Shahidi, "CMOS Scaling for High Performance and Low Power—The Next Ten Years," *Proceedings of the IEEE*, vol. 83, no. 4, pp. 595-606, April 1995.
- [19] M. de Wit, "Sample and Hold Circuit and Methods," United States Patent, 5,170,075, December 8, 1992.
- [20] T. H. Distefano, M. Shatzkes, "Impact ionization model for dielectric instability and breakdown," *Appl. Phys. Lett.*, vol. 25, no. 12, p. 685, Dec. 1974.
- [21] J. Doernberg, H-S. Lee, D. A. Hodges, "Full-Speed Testing of A/D Converters," *IEEE J. Solid-State Circuits*, vol. SC-19, no. 6, Dec. 1984.
- [22] J. Doernberg, P. R. Gray, D. A. Hodges, "A 10-Bit 5-Msample/s CMOS Two-Step Flash ADC," *IEEE J. Solid-State Circuits*, vol. SC-24, pp. 241-249.
- [23] Stephen Anthony Edwards, *The Specification and Execution of Synchronous Reactive Systems*, PhD thesis, University of California, Berkeley, 1997. Available as UCB/ERL M97/31.  
<http://ptolemy.eecs.berkeley.edu/papers/97/sedwardsThesis/>
- [24] C. Enz, G. Temes, "Circuit Techniques for Reducing the Effects of Op-Amp Imperfections: Autozeroing, Correlated Double Sampling, and Chopper Stabilization," *Proceedings of the IEEE*, Vol. 84, No. 11, Nov. 1996.

- [25] A. R. Feldman, "High-Speed, Low-Power Sigma-Delta Modulators for RF Baseband Channel Applications," PhD thesis, University of California, Berkeley, 1997. Available as UCB/ERL M97/62. <http://kabuki.eecs.berkeley.edu/~arnold/phd.pdf>
- [26] D. L. Fried, "Analog sample-data filters," *IEEE J. Solid-State Circuits*, vol. SC-7, no. 4, pp. 302-4, Aug. 1972.
- [27] R. Gharpurey, "Modeling and Analysis of Substrate Coupling in Integrated Circuits," PhD Thesis, University of California, Berkeley, 1995. Available as UCB/ERL M95/47.
- [28] J. L. Gorecki, "Dynamic Input Sampling Switch for CDACs," United States Patent 5,084,634, January, 28, 1992.
- [29] P. R. Gray, R. G. Meyer, *Analysis and Design of Analog Integrated Circuits—3rd Ed.*, John Wiley & Sons, Inc., 1993.
- [30] R. Gregorian, K. W. Martin, G. C. Temes, "Switched-Capacitor Circuit Design," *Proc. IEEE*, vol. 71, no. 8, pp. 941-966, Aug. 1983.
- [31] R. Gregorian, G. C. Temes, *Analog MOS Integrated Circuits for Signal Processing*, John Wiley & Sons, Inc., 1986.
- [32] D. G. Haigh, C. Toumazou, S. J. Harrold, K. Steptoe, J. I. Sewell, R. B. Bayruns, "Design Optimization and Testing of a GaAs Switched-Capacitor Filter," *IEEE Trans. Circuits and Systems*, vol. 38, no. 8, pp. 825-37, Aug. 1991.
- [33] K. Hirano, S. Nishimura, "Active RC filters containing periodically operated switches," *IEEE Trans. Circuit Theory*, vol. CT-19, May 1972.
- [34] B. J. Hosticka, R. W. Brodersen, P. R. Gray, "MOS sampled data recursive filters using state variable techniques," *Proc. Int. Symp. on Circuits and Systems*, Phoenix, pp. 525-529, April 1977.
- [35] C. Hu, "Gate Oxide Scaling Limits and Projection," *IEDM Technical Digest*, 1996 IEEE International Electron Devices Meeting, San Francisco, pp. 319-22, 1996.
- [36] C. Hu, private communication, May, 1996.
- [37] C. Hu, "Ultra-large-scale integration device scaling and reliability," *J. Vac. Sci. Technol. B*, vol. 12, no. 6, pp. 3237-41, Nov/Dec 1994.
- [38] C. Hu, "IC reliability simulation," *IEEE J. Solid-State Circuits*, pp. 241-246, March 1992.
- [39] G. M. Jacobs, D. J. Allstot, R. W. Brodersen, P. R. Gray, "Design Techniques for MOS Switched Capacitor Ladder Filters," *IEEE Trans. Circuits Syst.*, vol. CAS-25, no. 12, pp. 1014-1021, Dec. 1978.

- [40] A. N. Karanicolas, H-S. Lee, K. L. Bacrania, "A 15-b 1-Msample/s Digitally Self-Calibrated Pipeline ADC," *IEEE J. Solid-State Circuits*, vol. 28, no. 12, pp. 1207-1215, Dec. 1993.
- [41] N. Klein, P. Solomon, "Current runaway in insulators affected by impact ionization and recombination," *J. Appl. Phys.*, vol. 47, no. 10, p. 4364, 1976.
- [42] P. K. Ko, R. S. Muller, C. Hu, "A Unified Model for Hot-Electron Currents in MOSFETs," *Tech. Dig. IEDM*, p. 600, 1981.
- [43] C. A. Laber, C. F. Rahim, S. F. Dreyer, G. T. Uehara, P. T. Kwok, P. R. Gray, "Design Considerations for a High-Performance 3- $\mu$ m CMOS Analog Standard-Cell Library," *IEEE J. Solid-State Circuits*, vol. SC-22, no. 2, pp. 181-9, April 1987.
- [44] J. C. Lee, I-C. Chen, C. Hu, "Modeling and Characterization of Gate Oxide Reliability," *IEEE Trans. Electron. Dev.*, vol. 35, no. 12, Dec. 1988.
- [45] S. Lewis, *Video-rate Analog-to-digital Conversion Using Pipelined Architectures*, PhD Thesis, University of California, Berkeley, UCB/ERL 87/90, 1987.
- [46] S. Lewis, et al, "10b 20Msample/s analog-to-digital converter," *IEEE J. Solid-State Circuits*, vol. 27, pp. 351-358, March 1992.
- [47] S. H. Lewis, "Optimizing the stage resolution in pipelined, multistage, analog-to-digital converters for video-rate applications," *IEEE Trans. Circuits and Systems II: Analog and Digital Signal Processing*, vol. 39, no. 8, pp. 516-23, Aug. 1992.
- [48] Y-M. Lin, B. Kim, P. R. Gray, "A 13-b, 2.5-MHz Self-Calibrated Pipelined A/D Converter in 3- $\mu$ m CMOS," *IEEE J. Solid-State Circuits*, vol. 26, no. 4, pp. 628-36, April 1991.
- [49] Y. M. Lin, *Performance Limitations on High-Resolution Video-rate Analog-to-Digital Interfaces*, PhD Thesis, University of California, Berkeley, UCB/ERL M90/55, 1990.
- [50] F. Maloberti, F. Francesconi, P. Malcovati, O. J. A. P. Nys, "Design Considerations on Low-Voltage Low-Power Data Converters," *IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications*, vol. 42, no. 11, pp. 853-63, November 1995.
- [51] D. G. Marsh, B. K. Ahuja, T. Misawa, M. R. Dwarakanath, P. E. Fleisher, and V. R. Saari, "A single-chip CMOS PCM CODEC with filters," *IEEE J. Solid-State Circuits*, vol. SC-16, pp. 308-315, Aug. 1981.
- [52] The Mathworks, Inc., 24 Prime Park Way, Natick, Mass., 01760-1500. [info@mathworks.com](mailto:info@mathworks.com).

- [53] T. Matsuura, et. al., "A 92mW, 10b, 15MHz low-power CMOS ADC using analog double-sampled pipelining scheme," *Symposium on VLSI Circuits Dig. Tech. Papers*, pp. 98-99, June 1992.
- [54] E. R. Minami, S. B. Kuusinen, E. Rosenbaum, P. K. Ko, C. Hu, "Circuit-Level Simulation of TDDDB Failure in Digital CMOS Circuits," *IEEE Transactions on Semiconductor Manufacturing*, vol. 8, no. 3, August 1995.
- [55] R. Moazzami, C. Hu, "Projecting oxide reliability and optimizing burn-in," *IEEE Trans. Electron Devices*, vol. 37, pp. 1643-50, July 1990.
- [56] A. Nagari, A. Baschiroto, F. Montecchi, R. Castello, "A 10.7-MHz BiCMOS high-Q double-sampled SC bandpass filter," *IEEE J. Solid-State Circuits*, vol. 32, no. 10, pp. 1491-8, Oct. 1997.
- [57] K. Nakamura, et. al., "A 85mW, 10bit 40Ms/s ADC with decimated parallel architecture," *Proc. IEEE Custom Integrated Circuits Conf.*, pp. 23.1.1-23.1.14, May 1994.
- [58] K. Nakamura, M. Hotta, L. R. Carley, D. J. Allsot, "An 85 mW, 10 b, 40 Msample/s CMOS parallel-pipelined ADC," *IEEE J. Solid-State Circuits*, vol. 30, no. 3, pp. 173-83, March 1995.
- [59] J. R. Naylor, M. A. Shill, "Bootstrapped FET Sampling Switch," United States Patent 5,172,019, December, 15, 1992.
- [60] A. V. Oppenheim, R. W. Schaffer, *Discrete-time Signal Processing*, Prentice-Hall, Inc., New Jersey, 1989.
- [61] H. J. Orchard, "Inductorless Filters," *Electron. Lett.*, vol.2, pp.224-225, June 1966.
- [62] G. Palmisano, G. Palumbo, "A Compensation Strategy for Two-Stage CMOS Opamps Based on Current Buffer," *IEEE Trans. Circuits and Systems-I: Fund. Theory and Applications*, vol. 44, no. 3, March 1997.
- [63] M. J. M. Pelgrom, A. C. J. Duinmaijer, A. P. G. Welbers, "Matching properties of MOS transistors," *IEEE J. Solid-State Circuits*, vol. 24, no. 5 , pp. 1433-1439, Oct. 1989.
- [64] J. Rabaey, et al., *Low Power Design Methodologies*, Kluwer Publishing, 1996.
- [65] B. Razavi, B. A. Wooley, "Design Techniques for High-Speed High-Resolution Comparators," *IEEE J. Solid-State Circuits*, vol. SC-27, pp. 1916-1926, Dec. 1992.
- [66] B. Razavi, *Principles of Data Conversion System Design*, IEEE Press, 1995.

- [67] D. B. Ribner, M. A. Copeland, "Design Techniques for Cascoded CMOS Op Amps with Improved PSRR and Common-Mode Input Range," *IEEE J. Solid-State Circuits*, vol. SC-19, no. 6, pp. 919-25, December 1984.
- [68] D. J. Sauer, "Constant Impedance Sampling Switch for an Analog to Digital Converter," United States Patent, 5,500,612, March, 19, 1996.
- [69] B. J. Sheu, C. Hu, "Switch-Induced Error Voltage on a Switched-Capacitor," *IEEE J. Solid-State Circuits*, vol. SC-19, pp. 519-525, April 1984.
- [70] Semiconductor Industry Association, "The National Technology Roadmap for Semiconductors," 1997. Available from <http://www.sematech.org/>.
- [71] B-S. Song, M. F. Tompsett, K. R. Lakshmikumar, "A 12-bit 1-Msample/s Capacitor-Averaging Pipelined A/D Converter," *IEEE J. Solid-State Circuits*, vol. SC-23, pp. 1324-1333, Dec. 1988.
- [72] B-S. Song, "A 10.7-MHz switched-capacitor bandpass filter," *IEEE J. Solid-State Circuits*, vol. 24, no. 2, pp. 320-4, April 1989.
- [73] D. K. Su, M. J. Loinaz, S. Masui, B. A. Wooley, "Experimental Results and Modeling Techniques for Substrate Noise in Mixed-Signal Integrated Circuits," *IEEE J. Solid-State Circuits*, vol. 28, no. 4, April 1993.
- [74] S-W. Sun, P. G. Y. Tsui, "Limitation of CMOS Supply-Voltage Scaling by MOSFET Threshold-Voltage Variation," *IEEE J. Solid-State Circuits*, vol. 30, no. 8, Aug. 1995.
- [75] H. J. M. Veendrick, "The Behavior of Flip-Flops Used as Synchronizers and Prediction of Their Failure Rate," *IEEE J. Solid-State Circuits*, vol. SC-15, no. 2, April 1980.
- [76] G. Wegmann, E. A. Vittoz, F. Rahali, "Charge Injection in Analog MOS Switches," *IEEE J. Solid-State Circuits*, vol. SC-22, pp. 1091-1097, Dec. 1987.
- [77] W. B. Wilson, et al., "Measurement and Modeling of Charge Feedthrough in N-Channel MOS Analog Switches," *IEEE J. Solid-State Circuits*, vol. SC-20, pp. 1206-1213, Dec. 1985.
- [78] S. Wolf, *Silicon Processing for the VLSI Era, Vol. 3 - The Submicron MOSFET*, Lattice Press, Sunset Beach, California, 1995.
- [79] D. R. Wolters, A. T. A. Zeegers-van Duijnhoven, "Breakdown of thin dielectrics," *Ext. Abs. Mtg. of Electrochem. Soc.*, p. 272, spring 1990.
- [80] J-T. Wu, Y-H. Chang, K-L Chang, "1.2V CMOS Switched-Capacitor Circuits," 1996 *IEEE Solid-State Circuits Conference Digest of Technical Papers*, San Francisco, pp. 388-9, February 1996.

- [81] K. Yamakido, T. Suzuki, H. Shirasu, M. Tanaka, K. Yasunari, J. Sakaguchi, and S. Hagiwara, "A single-chip CMOS filter/CODEC," *IEEE J. Solid-State Circuits*, vol. SC-16, pp. 302-307, Aug. 1981.
- [82] K. Yamabe, K. Taniguchi, "Time-dependent dielectric breakdown of thin thermally grown SiO<sub>2</sub> films," *IEEE Trans. Electron Dev.*, ED-32, p. 423, 1985.
- [83] I. A. Young, P. R. Gray, D. A. Hodges, "Analog NMOS sampled data recursive filters," *Dig. Int. Solid-State Circuits Conf.*, Philadelphia, pp. 156-157, Feb. 1977.
- [84] P. C-W. Yu, "Low-Power Design Techniques for Pipelined Analog-to-Digital Converters," Ph.D. Thesis, Massachusetts Institute of Technology, 1996.