


DAT110

METHODS FOR ELECTRONIC SYSTEM DESIGN AND VERIFICATION

Per Larsson-Edefors
VLSI Research Group

LECTURE 5: TIMING.

PRESENT SCENARIO: TIMING VERIFICATION



DESIGN FLOW

◆ *Conventional design flow for ASICs [from Lecture 1].*

1. *RTL-specification → Generic gate netlist.*
2. *Generic gate netlist → Cell library.*
3. *Cell library → Placement & routing.*

◆ Verification flow.

1. Functional verification of VHDL; testbench + RTL code.
2. Functional verification of netlist that results from synthesis of RTL VHDL to cell library.
3. **Timing verification of netlist.**
4. Place&route and further verification...

DELAY MODELS FOR EVENT-DRIVEN SIMULATION

◆ Unit-delay models ...

- make all gates have the same delay; a delay of 1 unit.
- are slower than zero-delay models, but faster than full-delay models.
- can uncover logic mismatches between gates and RTL, and problems with, for example, reset signals.

◆ Zero-delay models ...

- yield something similar to cycle-based simulation; the difference being that only nodes with events are updated.

◆ Full-delay models ...

UNIT DELAY MODEL



```
entity HS65_LSS_DFPHQNX18 is
    port( QN : out STD_LOGIC ; CP : in STD_LOGIC ... );
end HS65_LSS_DFPHQNX18;

architecture VHDL_FUNCT of HS65_LSS_DFPHQNX18 is
    ...
begin
    PIQ : Process (CP)
    begin
        if rising_edge(CP) Then
            ...
        end Process;
        QN <= to_X01(not IQ)    after 1 ns;
    end VHDL_FUNCT;
```


FULL-DELAY MODELS

- ◆ A more accurate delay model should consider input signal slope and output load capacitance: The full-delay model.
- ◆ The full-delay models are obtained from circuit characterization and model fitting.

CHARACTERIZATION FLOW



CELL-LIBRARY MODEL EXAMPLE



Intrinsic delay -
no output load.

Kload multiplier -
load dependent delay.

(Table assumes input
slew of 0.020 ns)


Propagation Delay at 25C, 1.20V Typ process

Description	Intrinsic Delay (ns)					Kload (ns/pf)				
	X4	X9	X18	X27	X35	X4	X9	X18	X27	X35
A to Z↓	0.0413	0.0360	0.0338	0.0332	0.0331	2.3369	1.1767	0.5785	0.3870	0.2878
A to Z↑	0.0454	0.0409	0.0368	0.0364	0.0359	3.2251	1.6479	0.8227	0.5452	0.4093
B to Z↓	0.0391	0.0341	0.0317	0.0307	0.0308	2.3337	1.1753	0.5776	0.3858	0.2872
B to Z↑	0.0441	0.0392	0.0349	0.0339	0.0335	3.2272	1.6489	0.8234	0.5456	0.4095

Two Sorts of Timing Analysis


- ◆ Static timing analysis (STA).
- ◆ Simulation-based timing analysis
[Lab exercise 2.3] using SDF information.

TIMING INFORMATION ALSO AT LOGIC LEVEL



FINDING THE DELAY OF A CIRCUIT

- ◆ We want to know the critical path delay between register boundaries (combinational logic).



- ◆ Two options.
 - Simulation (dynamic and iterative).
 - Static timing analysis (static and deterministic).

SIMULATION VS STATIC TIMING ANALYSIS (STA)


SIMULATION	STA
Limited coverage (node wise)	High coverage (node wise)
Very high accuracy	Limited accuracy
Long run-time	Short run-time
Limited capacity	High capacity
Logic functions are evaluated	Logic functions are not evaluated
Test vectors are required	No test preparation

BASIC STATIC TIMING ANALYSIS


- ◆ Priority 1 is to obtain information on ...
 - the critical path delay.
 - the critical path (which are the gates on this path).
- ◆ How is the critical path identified? What algorithm can be used?

The following STA netlist example was adopted from a course from Technion: EE-046880 "CAD of VLSI systems".


A CIRCUIT FOR RADIX-4 ADDITION



EXAMPLE OF SIGNAL PROPAGATION




TRANSISTOR-LEVEL VIEW OF PROPAGATION




THE CRITICAL PATH (UNIT DELAYS) 1(10)


The number inside a gate symbol represents the accumulated delay from primary inputs.




THE CRITICAL PATH (UNIT DELAYS) 2(10)




THE CRITICAL PATH (UNIT DELAYS) 3(10)



THE CRITICAL PATH (UNIT DELAYS) 4(10)




THE CRITICAL PATH (UNIT DELAYS) 5(10)




THE CRITICAL PATH (UNIT DELAYS) 6(10)


Backtrace to find
the critical path




THE CRITICAL PATH (UNIT DELAYS) 7(10)




THE CRITICAL PATH (UNIT DELAYS) 8(10)



THE CRITICAL PATH (UNIT DELAYS) 9(10)




THE CRITICAL PATH (UNIT DELAYS) 10(10)



BACK TO BASICS: GATE DELAY

- ◆ Simple delay model: $t_d \approx \frac{C_L}{k \cdot V_{DD}}$, where $k = \frac{W}{L} \mu C_{ox}$.



- ◆ Empirical models can look like this:
$$t_d = k_0 + k_1 C_L + k_2 C_L^3 + (k_3 + k_4 C_L) t_{rf}$$
- ◆ The constants $k_0 - k_4$ can be obtained by simulation for the different cells in our library.
- ◆ Notice: intrinsic delay + input slope dependent delay + load cap dependent delay.

GATES DO NOT HAVE UNIT DELAYS!

First-order 130-nm
delay model:

$$k_0 + k_1 C_L + k_2 t_{rf}$$

AN2HS

AN2HSP


AN2HSX4

AN2HSX6

AN2HSX8

Function: Function = 2 Input AND

Boolean Expression: $Z = A \bullet B$



Propagation Delay


nanoSeconds, as a function of C (load in pF) and Tr (input transition time in nS)

Cell	Path	Event	Best 1.32V - 40C	Worst 1.08V 125C	Nominal 1.2V 25C
AN2HS	A-Z	A_Z (fall)	0.045 + 0.277*Tr + 0.995*C	0.106 + 0.270*Tr + 2.065*C	0.067 + 0.273*Tr + 1.360*C
AN2HS	A-Z	A_Z (rise)	0.038 + 0.111*Tr + 1.127*C	0.091 + 0.146*Tr + 2.490*C	0.056 + 0.125*Tr + 1.649*C
AN2HS	B-Z	B_Z (fall)	0.041 + 0.252*Tr + 0.997*C	0.096 + 0.250*Tr + 2.064*C	0.061 + 0.251*Tr + 1.362*C

Cell libraries contain
more complex models:
See ECSM (Effective
Current Source Model)
or CCS (Composite
Current Source).

VARIATIONS CALL FOR CORNER-BASED DESIGN

- ◆ Worst case timing necessary to qualify an implementation.



Source: Deriving effective corners
for complex correlations,
US patent 8819605, 2013


- ◆ WC: Slow NMOS + Slow PMOS + High T + Low VDD [**Lecture 6**].

THE CRITICAL PATH (“REALISTIC” CIRCUIT) 1(9)


The number inside a gate symbol

=


individual gate delay




THE CRITICAL PATH (“REALISTIC” CIRCUIT) 2(9)




THE CRITICAL PATH (“REALISTIC” CIRCUIT) 3(9)




THE CRITICAL PATH (“REALISTIC” CIRCUIT) 4(9)




THE CRITICAL PATH (“REALISTIC” CIRCUIT) 5(9)




THE CRITICAL PATH (“REALISTIC” CIRCUIT) 6(9)




THE CRITICAL PATH (“REALISTIC” CIRCUIT) 7(9)



THE CRITICAL PATH (“REALISTIC” CIRCUIT) 8(9)




THE CRITICAL PATH (“REALISTIC” CIRCUIT) 9(9)




ONE OR SEVERAL LONG PATHS?

- ◆ The simple method shown gives ...
 - the critical path delay.
 - the critical path.
- ◆ In a real design situation, information on only one critical path is not useful.
 - Actually, well-designed circuits should have many “almost” critical paths.
- ◆ To find a list of the N most critical paths (ordered according to delay) we need to employ a procedure called path enumeration.

PATH ENUMERATION 1(9)



PATH ENUMERATION 2(9)




Start from source and keep the N longest paths
(= paths with largest max_path_delay). Define:

$$\text{max_path_delay} = \text{delay}\langle S, \text{vertex} \rangle + \text{max_delay}\langle \text{vertex}, T \rangle$$

Example: Find the 4 longest paths!

PATH ENUMERATION 3(9)



path = $\langle S, \dots, v \rangle$

delay $\langle S, \dots, v \rangle$

max_delay $\langle v, T \rangle$

max_path_delay

a0

0

23

23

b0

0

23

23

ci

0

19

19


a1

0

16

16

PATH ENUMERATION 4(9)



path = $\langle S, \dots, v \rangle$

delay $\langle S, \dots, v \rangle$

max_delay $\langle v, T \rangle$

max_path_delay

a0, A

4

19

23

b0, A

4

19

23

ci, E

3

16

19


a0, C

3

16


19

PATH ENUMERATION 5(9)




path = $\langle S, \dots, v \rangle$	delay $\langle S, \dots, v \rangle$	max_delay $\langle v, T \rangle$	max_path_delay
$a0, A, E$	7	16	23
$b0, A, E$	7	16	23
ci, E, G	8	11	19
$a0, C, G$	8	11	19

PATH ENUMERATION 6(9)




path = $\langle S, \dots, v \rangle$	delay $\langle S, \dots, v \rangle$	max_delay $\langle v, T \rangle$	max_path_delay
$a0, A, E, G$	12	11	23
$b0, A, E, G$	12	11	23
ci, E, G, I	12	7	19
$a0, C, G, I$	12	7	19

PATH ENUMERATION 7(9)




path = $\langle S, \dots, v \rangle$	delay $\langle S, \dots, v \rangle$	max_delay $\langle v, T \rangle$	max_path_delay
$a0, A, E, G, I$	16	7	23
$b0, A, E, G, I$	16	7	23
ci, E, G, I, J	19	0	19
$a0, C, G, I, J$	19	0	19

PATH ENUMERATION 8(9)



path = $\langle S, \dots, v \rangle$	delay $\langle S, \dots, v \rangle$	max_delay $\langle v, T \rangle$	max_path_delay
$a0, A, E, G, I, J$	23	0	23
$b0, A, E, G, I, J$	23	0	23
ci, E, G, I, J, T	19	0	19
$a0, C, G, I, J, T$	19	0	19

PATH ENUMERATION 9(9)




path = $\langle S, \dots, v \rangle$	delay $\langle S, \dots, v \rangle$	max_delay $\langle v, T \rangle$	max_path_delay
$a0, A, E, G, I, J, T$	23	0	23
$b0, A, E, G, I, J, T$	23	0	23
ci, E, G, I, J, T	19	0	19
$a0, C, G, I, J, T$	19	0	19

WEAKNESSES OF TIMING ANALYSIS

- ◆ Some input changes won't make output values change.
 - False paths can give rise to too pessimistic delay values.
- ◆ If the circuit is not working properly, the reported paths might be erroneous.
 - A circuit must be extensively (functionally) verified before subjected to timing analysis.
- ◆ Hard to capture dynamic events.
 - For example, crosstalk effects between wires, in deep submicron process technologies.

A SIMPLE EXAMPLE OF FALSE PATH



The bottom path is false,
since it does not affect the output.

TIMING ANALYSIS OUTPUT

Pin	Type	Fanout	Load (fF)	Slew (ps)	Delay (ps)	Arrival (ps)	

ALUOp_reg[2]/CP				0		0	R
ALUOp_reg[2]/Q	FD2QHSP	6	30.8	83	+106	106	F
g1410/Z	NR2HSP	33	185.9	859	+300	407	R
g1409/Z	ND2HSP	33	206.2	683	+448	855	F
g1407/Z	F_ENHSX05	1	8.2	265	+207	1062	F
U1/OpB[0]							
FA0/B							
g27/CO	F_FA1HS	1	10.7	76	+175	1237	F
...							

TIMING TERMINOLOGY 1(2)

◆ Slack:


```

...
g4310/Z          ND2AHSX4          1  6.5  33  +24  2272  F
Outs_reg[31]/D   FDD2QHSP          +0  2272
Outs_reg[31]/CP  setup              0  +17  2289  R
- - - - -
(clock main_clk) capture              1250  R
-----
Timing slack :    -1039ps (TIMING VIOLATION)

```

- ◆ When experiencing negative slack, like above, you need to redesign your RTL or resynthesize using higher effort.

TIMING TERMINOLOGY 2(2)



- ◆ Setup time = the time that D must be stable before the clock edge.
- ◆ Hold time = the time that D must be stable after the clock edge.
- ◆ Recovery = the time FF reset must be stable before a clock edge.
- ◆ Removal = the time FF reset must be stable after a clock edge.

EXAMPLE OF TIMING CONSTRAINTS

Cell: FD1QHS (130-nm CORE9GPHS_1.2V_databook.pdf)

Conditions: Nominal 1.2V/25C

<u>Constraint:</u>	<u>Expression:</u>
D_CP_HOLD (fall)	$0.005 + 0.080 * Tr(CP)$
D_CP_HOLD (rise)	$0.005 + 0.027 * Tr(CP)$
D_CP_SETUP (fall)	$0.116 - 0.092 * Tr(CP) + 0.136 * Tr(D)$
D_CP_SETUP (rise)	$0.089 - 0.064 * Tr(CP) + 0.197 * Tr(D)$
Pulse Width High CP	0.040
Pulse Width Low CP	0.140

TIMING: CONCLUSION

- ◆ Timing analysis is essential to guaranteeing performance.
- ◆ Two options exist:
 - Simulation.
 - Static timing analysis.
- ◆ When applied in a design flow, timing analysis is closely connected to timing closure.